display_name: FPGA and HDL
description: This feed is about FPGA and HDL.
  
  The following RegEx is used.
  \b(FPGA|Verilog(HDL)?|SystemVerilog|VHDL|SystemC|Xilinx|Vivado|Vitis(HLS)?|Zynq|Versal|Altera|Quartus|Stratix|Agilex)\b
additional_fields: {"skyfeedBuilder":{"blocks":[{"id":"aaai5xsikxqvi","type":"input","inputType":"firehose","firehoseSeconds":86400},{"id":"aaai5xsikx7my","type":"regex","value":"\\b(FPGA|Verilog(HDL)?|SystemVerilog|VHDL|SystemC|Xilinx|Vivado|Vitis(HLS)?|Zynq|Versal|Altera|Quartus|Stratix|Agilex)\\b","target":"text","caseSensitive":false},{"id":"aaapuaxf2y2j4","key":"aaai5xsikxjlw1","type":"remember_posts"},{"id":"aaai5xsikxhkk","type":"sort","sortType":"created_at"}],"license":"EUPL-1.2","displayName":"FPGA and HDL"}}